SPECIFICATIONS

PXIe-7912

KU040 FPGA, 4 GB DRAM, x8 Gen 3 PXI Coprocessor Module

This document lists the specifications for the PXIe-7912. Specifications are subject to change without notice. For the most recent device specifications, refer to *ni.com/support*.

Contents

Definitions	1
Conditions	. 2
Digital I/O	. 2
Digital I/O Single-Ended Channels	2
Digital I/O High-Speed Serial MGT	. 3
Reconfigurable FPGA	
Onboard DRAM	
Driver and Application Software	. 6
Bus Interface	
Maximum Power Requirements	
Physical	
Environment	
Operating Environment	
Storage Environment	
Shock and Vibration	

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- Nominal specifications describe an attribute that is based on design, conformance testing, or supplemental testing.

Specifications are *Typical* unless otherwise noted.



Conditions

Specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature of 23 °C \pm 5 °C
- Installed in chassis with slot cooling capacity ≥58 W

Digital I/O

Connector	Molex [™] Nano-Pitch I/O [™]
5 V Power	5.0 V DC, ±5%, nominal
	50 mA maximum

Table 1. Digital I/O Signal Characteristics

Signal	Туре	Direction
Multi-gigabit transceivers (MGT) Tx± <30>	Xilinx UltraScale GTH	Output
MGT Rx± <30>	Xilinx UltraScale GTH	Input
DIO <70>	Single-ended	Bidirectional
5 V	DC	Output
GND	Ground	_

Digital I/O Single-Ended Channels

Number of channels	8
Signal type	Single-ended
Voltage families	3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V
Input impedance	100 kΩ, nominal
Output impedance	50 Ω, nominal
Direction control	Per channel
Minimum required direction change latency	200 ns
Maximum output toggle rate	60 MHz with 100 μA load, nominal

Table 2. Digital I/O Single-Ended DC Signal Characteristics¹

Voltage Family	V _{IL}	V _{IH}	V _{OL} (100μA load)	V _{OH} (100μA load)	Maximum DC Drive Strength
3.3 V	0.8 V	2.0 V	0.2 V	3.0 V	24 mA
2.5 V	0.7 V	1.6 V	0.2 V	2.2 V	18 mA
1.8 V	0.62 V	1.29 V	0.2 V	1.5 V	16 mA
1.5 V	0.51 V	1.07 V	0.2 V	1.2 V	12 mA
1.2 V	0.42 V	0.87 V	0.2 V	0.9 V	6 mA

Digital I/O High-Speed Serial MGT²

Data rate	500 Mbps to 16.375 Gbps, nominal
Number of Tx channels	4
Number of Rx channels	4

Voltage levels are guaranteed by design through the digital buffer specifications.
For detailed FPGA and High-Speed Serial Link specifications, refer to Xilinx documentation.

r			7
Reserved	A1	B1	5 V
GND	A2	B2	GND
MGT Rx+ 0	А3	В3	MGT Tx+ 0
MGT Rx- 0	A4	B4	MGT Tx- 0
GND	A5	B5	GND
MGT Rx+ 1	A6	В6	MGT Tx+ 1
MGT Rx- 1	A7	В7	MGT Tx- 1
GND	A8	B8	GND
DIO 4	A9	В9	DIO 6
DIO 5	A10	B10	DIO 7
GND	A11	B11	GND
MGT REF+ / DIO 0	A12	B12	DIO 2
MGT REF- / DIO 1	A13	B13	DIO 3
GND	A14	B14	GND
MGT Rx+ 2	A15	B15	MGT Tx+ 2
MGT Rx-2	A16	B16	MGT Tx-2
GND	A17	B17	GND
MGT Rx+ 3	A18	B18	MGT Tx+ 3
MGT Rx-3	A19	B19	MGT Tx-3
GND	A20	B20	GND
5.0 V	A21	B21	Reserved

MGT TX± Channels

Minimum differential output voltage ³	170 mV pk-pk into 100 Ω , nominal		
I/O coupling	AC-coupled with 100 nF capacitor		
MGT RX± Channels			
Differential input voltage range			
\leq 6.6 Gb/s	150 mV pk-pk to 2000 mV pk-pk, nominal		
> 6.6 Gb/s	150 mV pk-pk to 1250 mV pk-pk, nominal		
Differential input resistance	100 Ω, nominal		
I/O coupling	DC-coupled, requires external capacitor \triangle		

³ 800 mV pk-pk when transmitter output swing is set to the maximum setting.

^{4 |} ni.com | PXIe-7912 Specifications

Reconfigurable FPGA

FPGA	Xilinx KU040
LUTs	242,200
DSP48 Slices (25 × 18 multiplier)	1,920
Total block RAM	21.1 Mb
Default timebase	80 MHz
Timebase reference sources	PXI Express 100 MHz (PXIe_CLK100)
Data transfers	MGT
Number of DMA channels	60
Connection resources	PXI triggers, PXI_CLK10, PXI star trigger, PXIe_DStarB, PXIe_DStarC, and PXIe_Sync100



Note The preceding specifications describe the total number of FPGA resources available on the part. The number of resources available to the user is slightly lower, as some FPGA resources are consumed by board-interfacing IP for PCI Express, device configuration, and various board I/O. For more information, contact NI support.



Note For FPGA designs using the majority of KU040 or KU060 FPGA resources while running at clock rates over 150 MHz, the module may require more power than is available. If the module attempts to draw more than allowed per its specification, the module protects itself and reverts to a default FPGA personality. Refer to the getting started guide for your module or contact NI support for more information

Onboard DRAM

Memory size	4 GB (2 banks of 2 GB)
DRAM clock rate	1064 MHz
Physical bus width	32 bit
LabVIEW FPGA DRAM clock rate	267 MHz
LabVIEW FPGA DRAM bus width	256 bit per bank
Maximum theoretical data rate	17 GB/s (8.5 GB/s per bank)

Driver and Application Software

This device is supported in NI LabVIEW Instrument Design Libraries for FlexRIO (instrument design libraries). Instrument design libraries allow you to configure and control the device.

The instrument design libraries provide programming interfaces, documentation, and sample projects for LabVIEW and LabVIEW FPGA Module.

Bus Interface

F C 4	DOLE C 2 0
Form factor	PCI Express Gen-3 x8

Maximum Power Requirements



Note Power requirements are dependent on the contents of the LabVIEW FPGA VI used in your application.

+3.3 V	3 A
+12 V	4 A
Maximum total power	58 W

Physical

Dimensions (not including connectors)	18.8 cm × 12.9 cm (7.4 in. × 5.1 in.)
Weight	190 g (6.7 oz)



Note Clean the hardware with a soft, nonmetallic brush. Make sure that the hardware is completely dry and free of contaminants before returning it to service.

Environment

Maximum altitude	2,000 m (800 mbar) (at 25 °C ambient temperature)
Pollution Degree	2

Indoor use only.

Operating Environment

Ambient temperature range	$0 ^{\circ}\text{C}$ to $55 ^{\circ}\text{C}^4$
Relative humidity range	10% to 90%, noncondensing
Storage Environment	
Ambient temperature range	-40 °C to 71 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2. Meets MIL-PRF-28800F Class 4 limits.)
Relative humidity range	5% to 95%, noncondensing (Tested in accordance with IEC 60068-2-56.)

Shock and Vibration

Operating shock	30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Meets MIL-PRF-28800F Class 2 limits.)
Random vibration	
Operating	5 Hz to 500 Hz, $0.3~\mathrm{g_{rms}}$ (Tested in accordance with IEC 60068-2-64.)
Nonoperating	5 Hz to 500 Hz, 2.4 g _{rms} (Tested in accordance with IEC 60068-2-64. Test profile exceeds the requirements of MIL-PRF-28800F, Class 3.)

 $^{^4~}$ The PXIe-7912 requires a chassis with slot cooling capacity ${\ge}58~W.$ Not all chassis with slot cooling capacity ≥58 W can achieve this ambient temperature range. Refer to the *PXI Chassis* Manual for specifications to determine the ambient temperature ranges your chassis can achieve.

Information is subject to change without notice. Refer to the NI Trademarks and Logo Guidelines at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your media, or the National Instruments Patent Notice at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the Export Compliance Information at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.

© 2017—2020 National Instruments. All rights reserved.

376456B-01 January 28, 2020